, where the medium voltage (MV) dc bus can be used for fast charging station, large wind and photovoltaic (PV), the low voltage (LV) dc link integrates the storage system, and both LV ac and dc grid can integrate DGs and charging station, is a candidate to enable the hybrid grids while offering ancillary services to ac grids [1] [2] [3] [4] [5] [6] .
However, due to the absence of the delta-wye transformer in ac side, the common-mode (CM) component may exist in both voltage and current, which, in LV ac and dc grids, may significantly degrade the power quality. Moreover, the CM problem potentially affects the safety of electromagnetic compatibilitysensitive devices and humans. The issues of CM have been widely investigated in motor drives and PV systems, improving lifetime and safety. For the hybrid grids, only two-wire single-phase and three-wire threephase ac grid CM voltage suppression methods were proposed in [7] and [8] . Due to the absence of neutral line offered by the converter, the impacts from the neutral line current on the CM voltage are not considered. Moreover, only phase-to-phase voltage exists, which means that the voltage quality is not degraded by the CM component and only the parasitic capacitor enables the CM current circulation. Instead, for the ST-fed distribution grid (three-phase four-wire system), the CM may exist between three-phase and neutral line and in turn the CM current can flow directly through the loads, making the CM issue even more serious.
Additionally, in the aforementioned applications, the power converters are current controlled, but the ST LV-side converter (LVSC) is voltage controlled. In these two cases, the mechanism of high-frequency (HF) CM voltage is similar, caused by the switching of the power converter, but the low-frequency CM voltage is different. In the voltage-controlled case, although the point of common coupling (PCC) voltage is controlled balanced, the unbalanced load results in fundamental frequency (FF) CM voltage in the dc grid, which has been not researched for four-leg converter so far, based on the current literature.
On the other hand, the impacts of the neutral line current on dc-side capacitor does not exist in two-wire and three-wire system anymore [7] , [8] , due to lack of neutral line. In a four-wire system, the neutral line current may flow into the dc capacitor and therefore the lifetime of the electrolytic capacitor is significantly degraded [9] .
Generally, the CM component suppression strategies are based on the converter architecture [10] [11] [12] , modulation strategy [13] , [14] , and CM filter [15] , [16] . An effective strategy to suppress the CM voltage should combine all aforementioned factors. Regarding the four-wire architecture for the LV ac grid, where the converter is voltage controlled, so far, there is still no standard for LVSC structure with extra neutral line. Instead, the UPS system with three or four wires already represents an industry standard. The midpoint of the dc link [17] [18] [19] , the wye connection point of the ac-side filter capacitors [13] , and connection of the dc-link capacitor midpoint and wye point of ac filter capacitors [20] , [21] were proposed to be used as neutral line for a three-leg converter. The neutral line can also be supplied by an additional leg [13] , [22] .
The goal of this paper is to analyze the CM of the three-and four-leg converters, constituting a three-phase four-wire system. Only a few papers discussed the CM problem in the UPS system [13] , [22] and in Terra-Terra (TT) LV grid [22] , but the CM suppression in hybrid grids and effects from ac grid unbalanced loads are still not yet considered.
A passive CM filter can be composed of a CM inductor [23] , [24] , ac-side bypass LRC filter [7] , [20] , [25] and dc-side bypass filter [26] . For the CM inductor filter, when the converter is voltage controlled, the voltage quality is determined by the CM current, and consequently, in the three-leg converter four-wire system, the filter is noninfluential when the ac grid has no loads or with light loads, as it will be explained in the following. Since the bypass CM filter can avoid the aforementioned drawback, it is used for CM suppression in the hybrid grids in this paper. However, as the bypass filter is mainly used in the single-phase [26] and three-phase three-wire system [21] , [24] so far, the impacts from the unbalanced ac loads on the filter performances have not been studied. The mechanism and attenuation of the fundamental CM voltage caused by unbalanced ac loads are never considered.
The individual requirements on the bypass filter in three-and four-leg converters for HF CM suppression are investigated. The mechanism of the FF CM voltage caused by unbalanced ac loads is studied in detail and then an improved modulation strategy is proposed to attenuate the FF CM voltage for the four-leg converter.
This paper is organized as follows. The effects of conventional ac-side LC filter on CM components as well as the effects of unbalanced loads on PCC voltage are studied in detail in Section II. Considering the unbalanced ac loads, the parameters requirement of the bypass CM filter in three-and four-leg converters are studied, and the improved modulation is proposed to attenuate FF CM voltage in Section III. The simulation and experimental results are shown in Sections IV and V, respectively. Section VI concludes this paper.
II. THREE-PHASE FOUR-WIRE LVSC
The topology of three-stage solid-state transformer-based ST is shown in Fig. 1 . The MV-side converter works as the conventional active front-end rectifier to control MV dc-bus voltage as well as MV grid current. The dc/dc converter with a medium or HF transformer isolates MV and LV dc buses and controls LV dc grid voltage. The ST LVSC is controlled as a voltage source to form the grid voltage. In order to substitute the conventional distribution transformer in a TT (doubly grounded) distribution, three lines and a neutral conductor must be distributed.
A. Design of Neutral Point
According to applications of UPS, two typical configurations of three-phase four-wire LVSC are shown in Fig. 2 . In threeleg ST, midpoint of dc-link capacitors is used as the neutral line, as shown in Fig. 2(a) , and in four-leg ST, the forth leg is used to offer neutral line as shown in Fig. 2(b) . They both have small fundamental impedance in neutral line and therefore are possible to be used for distribution grid.
B. CM and DM Characteristic of ST-Fed Grids
In order to simplify the analysis, two-level converters are considered. When the midpoint of dc-link capacitor is regarded as the reference, the voltage can be split into CM and DM components, and can be expressed by the switching function as where i, j, k, and f represent the phase-a, -b, -c, and fourth leg, respectively, and i ࣔ j ࣔ k ࣔ f. s is the switching function, when s = 1, the upper switch is ON, and when s = -1, the lower switch is ON in each leg. n is the number of converter leg (n = 3 or 4). Subscripts "cm" and "dm" represent the CM and DM voltage, respectively. The equivalent circuit of three-and four-leg ST is shown in Fig. 3 , where C ng is the parasitic capacitor. The red line represents the CM current loop. It clearly shows that in three-leg ST, the CM components flow through loads directly even without stray capacitor as shown in Fig. 3(a) . The grid voltage quality is seriously deteriorated during light-load condition, which is a common occurrence in distribution grid. Therefore, the CM inductor filter cannot be used in the three-leg ST system. Additionally, the neutral line current during load unbalanced conditions will flow into the dc capacitor and as a consequence the lifetime of the dc capacitor will be significantly degraded [9] and it will be discussed in Section III.
Conversely, in four-leg ST, the CM component is similar to the PV and motor driving: a stray capacitor C ng closes the current loop, as shown in Fig. 3(b) . The single-phase voltage is the phase-to-neutral DM voltage, which can be filtered by the conventional LC filter, and therefore has high quality compared to that in three-leg ST. Therefore, four-leg ST is a better candidate.
In order to simplify the expression of Taylor's series, the CM and DM voltage in (1) and (2) can be expressed in terms of FF component, low and HF components
where subscripts "f", "low," and "hig" represent the FF, lowfrequency, and HF components, respectively.
The low-frequency component is determined mainly by the reference voltage and modulation, which is equal to zero by the sinusoidal pulse width modulation. Thanks to the LC filter, the phase-to-neutral voltage can be obtained as
The PCC to neutral voltage quality can be improved by tuning the parameter of the conventional LC filter.
If the stray capacitor is neglected, due to the absence of a closed current loop for CM voltage, at each point of the ac grid, the CM voltages are equal. Thus, the voltage between the neutral point to ground is equal to
Additionally, the negative and positive dc buses to neutral line both have the similar CM voltage as (5) . The CM voltage affects the load when the parasitic capacitor is nonnegligible, such as PV panel connecting to the ST [27] .
C. Effects of Three-Phase Unbalanced Loads on FF CM Voltage
Unlike the HF CM voltage, which is affected by the HF switching of the power converter as shown in (1), the FF CM voltage is affected by the control strategy and load conditions. Assumed that the leg output voltage only includes positive sequence component and paralleled dc capacitor impedance is negligible as shown in Fig. 3(a) , it can be obtained that
Since only the FF component is considered in this case, the impacts of filter capacitor can be neglected, due to high impedance at FF. The filter inductance and load impedance are assumed as ⎡
The voltage drop across the filter inductance can be expressed as ⎡ 
Thus, the PCC to neutral voltage is equal to ⎡ ⎢ ⎣
It clearly shows that the unbalanced loads lead to PCC voltage including positive, negative, and zero sequence (CM) voltage, respectively, if only positive sequence voltage is controlled at the leg voltage.
III. HF AND FF CM VOLTAGE SUPPRESSION IN FOUR-LEG ST
As analyzed above, the HF CM component exists in ST-fed hybrid grids, and ac unbalanced load leads to FF CM voltage. Effective strategies for CM voltage suppression are proposed as follows.
A. HF CM Suppression
The HF CM equivalent circuit with the bypass CM filter is shown in Fig. 4 , where the HF CM components in dc and ac grids do not exist anymore. However, compared to Fig. 2(b) , when three-phase loads are unbalanced, there are two possible options for the neutral line current to flow back converter, i.e., fourth leg or dc capacitor, which is mainly determined by the line impedance.
The impedance of the fourth-leg inductor and the dc parallel capacitor is shown in Fig. 5 . If the dc capacitance is 2200 μF and the inductance is 1.6 mH, the impedances of the capacitor and inductance at 50 Hz are similar, which leads to neutral line current flowing into the midpoint of dc capacitors and the similar problem in capacitor lifetime as the three-leg ST. As shown in Fig. 5, if a film capacitor, 5 μF, is used, instead of the electrolytic capacitors, the large impedance at low frequency can ensure the neutral line current only flows back to fourth leg to mitigate lifetime degradation of the dc capacitor and the low impedance at HF can effectively suppress the HF CM voltage at PCC. In contrast, the three-leg ST cannot use the small bypass capacitors in dc link, because this small capacitor has large FF impedance, hindering neutral line current flowing back to neutral point and thus leading to load neutral potential deviation, which potentially results in single-phase device overvoltage.
B. Improved Modulation to Reduce FF CM Voltage
The FF CM (9) in an ac grid is easily to be suppressed by adding a zero-sequence voltage control loop to the positive and negative sequence voltage control loop. However, as shown in Fig. 4(b) , the fourth-leg voltage at PCC, caused by neutral line current and voltage control strategy, will act on the dc capacitor, leading to the dc-grid voltage oscillation.
In this case, the HF characteristic can also be neglected, and only FF component is considered. According to the Kirchhoff voltage law, closed-loop voltage equations in Fig. 4(b) can be expressed as
When phase-to-neutral voltage at PCC is controlled to be balanced, the voltage drop on the loads are balanced and their sum is equal to zero. Additionally, during unbalanced load conditions, the sum of three-phase current is equal to the neutral line current
where
By adding three equations in (10) and then substituting (11) into it, it can be obtained that The fourth-leg voltage equation can also be expressed as
By substituting (13) into (12), it derives that
The voltage in (12) acts on the dc capacitor and fourth-leg inductor, as shown in Fig. 4(b) . With balanced loads, (12) is equal to zero and dc-bus voltage will be smooth, while with unbalanced loads the dc-bus voltage includes FF oscillations. If the modulated voltage of the fourth leg includes an opposite term as shown in (15), (13) can be expressed as (16) . Consequently, the dc-bus voltage oscillation is reduced
It depicts that the dc capacitor voltage oscillation caused by neutral line current can be further reduced by reducing the forthleg filter inductance. Based on (15) and the carrier-wave-based modulation, the overall modulation block diagram is shown in Fig. 6 .
The improved modulation strategy can reduce the FF CM voltage in dc link to not only improve the power quality but also increase the reliability of the dc capacitor which will be discussed as follows.
C. Reliability Comparison
As analyzed above, in Fig. 4(b) , the neutral line current flows into the dc capacitors, leading to not only dc voltage oscillation but also the dc capacitor lifetime reductions. In order to estimate the lifetime reduction caused by the neutral line current, the dc capacitor lifetime model is as follows [28] :
where L 0 is the based lifetime given by the manufacturer, V 0 and T h0 are the voltage and hotspot temperature at testing condition, respectively, V, T a , and T h are the operating voltage, ambient temperature, and the temperature rise caused by neutral line current, respectively. The exponent n is from around 7 to 9.4 for metallized polypropylene film capacitors and from 3 to 5 for aluminum electrolytic capacitors. For a serial connection of the dc capacitors, the temperature rise in each capacitor caused by the neutral line current can be expressed as (18) where I n is the neutral line current, R ESR is the equivalent serial resistance at 50 Hz, and R th is the thermal resistance.
Based on the laboratory test, for a 4500-μF 500-V electrolytic capacitor, R th is 2.9 K/w, R ESR is 22.8 m at 50 Hz. By substituting that two values and (18) into (17), since only the effects of neutral line current are considered, the other factors can be regarded as a constant, C, (17) can be re-expressed as
The last term on the right hand side of (19) clearly indicates the effects from the neutral line current. In order to compare fairly, the same conditions are adopted, i.e., two 4500-μF capacitors and two 5-μF capacitors connecting in series, respectively. For the 4500-μF capacitor, its relative lifetime versus the neutral line current is clearly shown in Fig. 7 . Therefore, the neutral line current must be limited, which can be achieved by replacing the electrolytic capacitor with a film capacitor. Such as a 5-μF-film capacitor can block the neutral line current flowing into the midpoint of capacitor and in turn the lifetime of the dc capacitor is nearly regardless with the neutral line current.
Besides the effects from the neutral line current, according to the manufacture datasheet, the dc-link voltage periodic oscillation also has significant impacts on the capacitor lifetime as shown in (17) . By considering the dc-link voltage ripples, the working voltage can be equivalent as [29] 
where V dc is the continuous voltage, and V ripp is the peak-to-peak value of ripple voltage. Since the proposed CM voltage suppression, based on fourleg ST with improved modulation strategy and small film capacitor (several μF) in dc link of the bypass filter, can not only limit the neutral line current, but also reduce the capacitor voltage ripple. Thus, the proposed strategy can significantly increase the reliability of the dc capacitors. 
IV. SIMULATION RESULTS
In order to validate the theoretical analyses, the simulation was carried out in MATLAB/Plecs. The simulation parameters are summarized in Table I .
A. Performances With the CM Inductor Filter
The simulation results of three-and four-leg ST phase-toneutral voltages at PCC with 5.5-mH CM inductor filter are shown in Figs. 8 and 9 , respectively. The hardware circuits are similar to Fig. 2(a) and (b) , respectively.
In Fig. 8 , it clearly shows the PCC CM voltage is significantly affected by the loads. When load resistance is 5 and corresponding load current is 64 A, the PCC to neutral voltage includes a smaller CM voltage, about 50 V, as shown in Fig. 8(a) . In contrast, during no-load condition, the PCC voltages are seriously distorted and the CM voltage is from -400 to 400 V as shown in Fig. 8(b) .
For the four-leg ST, the PCC to neutral voltage quality is improved and do not affect by the loads any more. However, the PCC to ground and dc bus to neutral line CM voltage both exist as shown in Fig. 9 . 
B. Performances of the Bypass CM Filter
With the bypass CM filter, the three-leg ST CM voltage in phase-to-neutral voltage at PCC is regardless with the load currents and has high quality as shown in Fig. 10 . However, during unbalanced grid loads conditions, the neutral line current flows into the dc capacitor directly, leading to dc grid voltage oscillation, harmful for dc capacitor.
The simulation results of phase-to-neutral voltage and current of four-leg ST are shown in Fig. 11 . When three-phase loads are all 5 , the current and voltage are both balanced and sinusoidal, as shown in Fig. 11(a) . When the three-phase load resistances are 3, 5, and 5 , the simulation results are shown in Fig. 11(b) , where the PCC voltages are controlled well, balanced, and sinusoidal.
The corresponding ac-and dc-side CM voltage under balanced and unbalanced load conditions are shown in Fig. 12 . Under both conditions, the ac CM voltages are effectively suppressed and are smaller than 6 V (peak-peak value). However, during unbalanced load conditions, with the conventional modulation strategy, the dc-bus oscillation is 21.75% of dc-link voltage. In contrast, with the proposed modulation strategy, the dc-bus oscillation is reduced to 9.375% of the dc-link voltage. Therefore, the proposed modulation strategy effectively reduces the dc-bus voltage oscillation, as compared to the conventional modulation.
V. EXPERIMENTAL RESULTS
In order to validate the theoretical analysis, a four-leg STbased setup was built in laboratory and controlled by the dSPACE MicroLABbox. The photograph, system configuration, and control diagram are shown in Fig. 13 . The hardware parameters and the control system parameters are listed in Tables II  and III . 
A. Four-Leg ST AC CM Voltage and DC Oscillation Suppression
Without the proposed CM filter, three-phase to neutral voltage is sinusoidal and thus three-phase to neutral CM voltage is nearly equal to zero as shown in Fig. 14(a) . However, as analyzed in Fig. 3(b) , the phase-to-ground voltage and CM voltage all have high ripples, as shown in Fig. 14(b) . Therefore, without the proposed CM filter, these ripple voltages may generate leakage current through the parasitic capacitance.
In contrast, with the proposed CM filter, the PCC to neutral and to ground voltages are the same, and the CM voltage is only equal to 4.3% of dc-link voltage, during balanced load condition, as shown in Fig. 15(a) . When phase-c current is 1.25 times higher than phase-a and -b current amplitude, the ac CM voltage is only 5.4% of dc-link voltage. The experimental results in Fig. 15 clearly validate the theoretical analysis and show that ac side to ground CM voltage under balanced and unbalanced load conditions both can be effectively suppressed.
In addition to the ac grid CM voltage, the dc grid performances are compared in Fig. 16 . Without the proposed CM filter, the negative and positive dc grid to ac neutral line voltages have high CM component, 0.5u dc , as shown in Fig. 16(a) . If the proposed CM filter is adopted, the dc CM voltage amplitude is only 2.85% of the dc-link voltage, during balanced load conditions.
When the load is unbalanced, with the proposed CM filter, the simulation and experimental results of dc-link voltage oscillations are compared in Fig. 17 , where i a = i b = 4 A, i c = 9 A. With the conventional modulation strategy, the dc-link voltage oscillation peak-to-peak value is 36 V, while with the proposed 
B. Effects of DC Capacitor on Fourth-Leg Current
During balanced and unbalanced load conditions, the impacts of dc-link bypass filter capacitor on fourth-leg and dc capacitor midpoint currents are compared in Figs. 18 and 19 , where the capacitances are 2200 and 5 μF, respectively.
The experimental results during balanced load conditions are shown in Fig. 18 . Three-phase currents are 4 A as shown in Fig. 18(a) . Since the load is not completely balanced and the dead time is nonzero, the neutral line current is nonzero in both cases, as shown Fig. 18(b) and (c). Compared to Fig. 18(c) , the dc capacitor midpoint current includes low-frequency oscillation, which indicates that the FF current flows into the dc capacitors, as shown in Fig. 18(b) .
When the load is unbalanced, the three-phase currents, i a = i b = 4.2 A, i c = 3 A, are shown in Fig. 19(a) ; neutral line current, fourth-leg current, and dc capacitor midpoint current are shown in Fig. 19(b) and (c) . When the dc capacitor is 2200 μF, the fourth-leg current is almost unchanged as compared to that in Fig. 18(b) and the neutral line current almost flows into the midpoint of the dc capacitors, as shown in Fig. 19(b) . When the dc capacitor is 5 μF, compared to Fig. 18(c) , the dc capacitor midpoint current is similar, and thus the neutral line current flows into the fourth-leg as shown in Fig. 19(c) .
These results show how the proposed solution effectively prevents the neutral current to flow into the dc-link capacitors, demonstrating that the lifetime of these is unaffected by the degree of load imbalance. For ST applications, where many services to the ac grids are enabled by the energy stored in the dc links [6] , this means that the magnitude of the neutral current can be neglected during the dc-link sizing.
VI. CONCLUSION
In this paper, CM voltage suppression and dc voltage oscillation reduction are studied for ST-fed hybrid grids. Due to the existence of the neutral line, the three-leg converter with CM inductor cannot effectively suppress CM voltage in ac grid, but the four-leg ST with the bypass CM filter can effectively suppress the CM voltage. Based on the CM equivalent circuits, the working mechanism of a bypass CM filter on CM voltage suppression and dc-side filter capacitor parameter design based on four-leg ST are studied in detail. The neutral line current potentially leads to lifetime reduction of the dc electrolytic capacitor because of current path introduced by the bypass filter. Instead, a small film capacitor used to replace the electrolytic capacitor in dc side of the bypass filter can significantly avoid the neutral line current flowing into the capacitors and in turn, the lifetime of the capacitor can be preserved. Although the four-leg ST with bypass filter can significantly reduce the HF CM voltage in hybrid grids, the FF CM voltage will be introduced during ac unbalanced load conditions. An improved modulation strategy is proposed to reduce the dc grid voltage FF voltage oscillation. The simulation and experimental results clearly validate the concept and the theoretical analysis.
